4-bit Parallel-in-Parallel-out Register

This is a schematic diagram of a 4-bit Parallel-in-Parallel-out Register using D Flip-Flops.